


Copyright CERN 2014.
 This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v. 1.2. Open Hardware on CERN OHL. This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v. 1.2 for applicable conditions.




File name	SCB_MAIN_SchDoc
Revision	1.3
Organization	Tsinghua University
Project	WRS-FL-SCB
Date	2019-10-21



Power Supply Decoupling Capacitors

According to Xilinx UG366 (v2.3), page 230, the suggested filtering for the MGTAVCC and MGTAVTT power supplies is:


- One 0.22uF, size 0402, ceramic capacitor per power supply pin
- One 4.7uF, size 0402, ceramic capacitor per two Quads
- One 330uF bulk capacitor for each power supply



Copyright CERN 2014.

This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v. 1.2. (<http://ohw.org/CERN/OHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.

File name	FPGA_GTX.SchDoc		
Revision	1.3	Organization	Tsinghua University
Project	WRS-FL-SCB	Date	2019-10-21



Required 330uF PCB Capacitors:
 LX130T = 2
 LX195T = 4
 LX240T = 4
 LX365T = 6

Copyright CERN 2014.
 This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v. 1.2 (<http://ohw.org/CERN/OHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v. 1.2 for applicable conditions.

File name	FPGA_POWER_DGND.SchDoc		
Revision	1.3	Organization	Tsinghua University
Project	WRS-FL-SCB	Date	2019-10-21

1

2

3

4

A

A

B

B

C


C

D

D

FPGA_GPIO[0..39]

FPGA_GPIO[0..39]



IC1B

- IO_L8N_SRCC_13
- IO_L10P_MRCC_13
- IO_L8P_SRCC_13
- IO_L14P_13
- IO_L2P_13
- IO_L4P_13
- IO_L2N_13
- IO_L4N_VREF_13
- IO_L12P_VRN_13
- IO_L0P_13
- IO_L0N_13
- IO_L1N_13
- IO_L3P_13
- IO_L9N_MRCC_13
- IO_L7P_13
- IO_L17P_13
- IO_L6P_13
- IO_L19P_13
- IO_L15P_13
- IO_L15N_13
- IO_L13P_13
- IO_L11P_SRCC_13
- IO_L5P_13
- IO_L6N_13
- IO_L7N_13
- IO_L1P_13
- IO_L3N_13
- IO_L11N_SRCC_13
- IO_L12N_VRP_13
- IO_L9P_MRCC_13
- IO_L5N_13
- IO_L14N_VREF_13
- IO_L10N_MRCC_13
- IO_L13N_13
- IO_L16P_13
- IO_L17N_13
- IO_L16N_13
- IO_L18N_13
- IO_L18P_13
- IO_L19N_13

BANK 13

XC6VLX240T-2FF1156I

Copyright CERN 2014.

This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.

File name	FPGA_GPIOs.SchDoc		
Revision	1.3	Organization	Tsinghua University
Project	WRS-FL-SCB	Date	2019-10-21


1

2


3

4

IC1A




EXT_PLL_CTRL




Copyright CERN 2014.

This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.


File name	FPGA_EXT_PLL.SchDoc		
Revision	1.3	Organization	Tsinghua University
Project	WRS-FL-SCB	Date	2019-10-21




XC6VLX240T-2FF1156I






XC6VLX240T-2FF1156I




XC6VLX240T-2FF1156I



XC6VLX240T-2FF1156I



VCCO of Banks 25 and 36 is +1V8




XC6VLX240T-2FF1156I

Copyright CERN 2014.
This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v. 1.2. (http://ohwr.org/CERNOHL). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v. 1.2 for applicable conditions.


File name	FPGA_Peripherals_Control.SchDoc		
Revision	1.3	Organization	Tsinghua University
Project	WRS-FL-SCB	Date	2019-10-21

Input = 25 MHz
 Output = 62.5 MHz
 PRESC DIV = 4
 FB DIV = 20
 OUT DIV = 8
 PR[1:0] = 11
 OD[2:0] = 111

62.5MHz Clock for the DMTD
 Phase Detector in FPGA (LVDS)




Change C101 to bigger value, to increase the reset time.
 Refer to WRS-workpackage
https://www.ohwr.org/projects/wr-switch-hw/work_packages/details/907/overview



Copyright CERN 2014.
 This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.


File name	CDCM61002.SchDoc		
Revision	1.3	Organization	Tsinghua University
Project	WRS-FL-SCB	Date	2019-10-21



Copyright CERN 2014.


This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v. 1.2. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v. 1.2 for applicable conditions.

File name	CLK_25M_GTX.SchDoc		
Revision	1.3	Organization	Tsinghua University
Project	WRS-FL-SCB	Date	2019-10-21







Copyright CERN 2014.
 This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<https://ohw.org/CERN/OHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.

File name	Connectors.SchDoc
Revision	1.3
Organization	Tsinghua University
Project	WRS-FL-SCB
Date	2019-10-21







AT91SAM9G45-CU



Copyright CERN 2014.

This documentation describes Open Hardware and is licensed under the CERN OHL v.1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohw.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.

File name	CPU_100M_Ethernet.SchDoc		
Revision	1.3	Organization	Tsinghua University
Project	WRS-FL-SCB	Date	2019-10-21






Copyright CERN 2014.





This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.

File name	CPU_DDR2.SchDoc		
Revision	1.3	Organization	Tsinghua University
Project	WRS-FL-SCB	Date	2019-10-21

A



B




VDDIOP0 = +2V5
 VDDIOP1 = +2V5
 VDDIOP2 = +3V3

Copyright CERN 2014.
 This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.

File name	CPU_IO_Ports.SchDoc		
Revision	1.3	Organization	Tsinghua University
Project	WRS-FL-SCB	Date	2019-10-21


D



Copyright CERN 2014.

This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.


File name	CPU_JTAG.SchDoc		
Revision	1.3	Organization	Tsinghua University
Project	White Rabbit	Date	2019-10-21



Copyright CERN 2014.

This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.



File name	CPU_POWER.SchDoc		
Revision	1.3	Organization	Tsinghua University
Project	White Rabbit	Date	2019-10-21



Copyright CERN 2014.

This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.


File name	CPU_USB.SchDoc		
Revision	1.3	Organization	Tsinghua University
Project	White Rabbit	Date	2019-10-21



Copyright CERN 2014.


This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org> CERNOHL). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.

File name	DCDC.SchDoc		
Revision	1.3	Organization	Tsinghua University
Project	WRS-FL-SCB	Date	2019-10-21




$$R1 = \left(\frac{Vo1}{0.765 + \frac{VFB1_{(ripple)}}{2}} - 1 \right) \times R2 \quad (\text{TEST2=GND})$$

$$R1 = \left(\frac{Vo1}{0.758 + \frac{VFB1_{(ripple)}}{2}} - 1 \right) \times R2 \quad (\text{TEST2 = V5FILT})$$




The voltage threshold of EN is 2.0V, the Vf-max of D4148 is 1V. Very critical, measurement shows that the 2.5V and 1.0V ramps the same speed.



Copyright CERN 2014.

This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.


File name	DCDC_ALL.SchDoc		
Revision	1.3	Organization	Tsinghua University
Project	WRS-FL-SCB	Date	2019-10-21




Copyright CERN 2014.

This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.

File name	DFF_SYNC.SchDoc		
Revision	1.3	Organization	Tsinghua University
Project	WRS-FL-SCB	Date	2019-10-21




Default settings:
 FILTA = LOW
 FILB = HIGH



Copyright CERN 2014.

This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.

File name	EXT_10M_IN.SchDoc		
Revision	1.3	Organization	Tsinghua University
Project	WRS-FL-SCB	Date	2019-10-21



Copyright CERN 2014.

This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.

File name	EXT_PLL.SchDoc		
Revision	1.3	Organization	Tsinghua University
Project	WRS-FL-SCB	Date	2019-10-21

1

2

3

4

A

A

B

B

C

C

D


D

1

2

3

4


















Table 1. Resistor Values for Programming the Output Voltage (Note 2)

R ₁ (kΩ)	R ₂ (kΩ)	V _{OUT} (V)
Short	Open	0.8
0.619	4.99	0.9
1.13	4.53	1
1.37	4.42	1.05
1.87	4.99	1.1
2.49	4.99	1.2
4.12	4.75	1.5
3.57	2.87	1.8
3.57	1.69	2.5
3.57	1.15	3.3

Note: 2 V_{OUT} = 0.8 x (1 + R₁ / R₂)

Copyright CERN 2014.
 This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.


File name	LDO_ALL.SchDoc		
Revision	1.3	Organization	Tsinghua University
Project	WRS-FL-SCB	Date	2019-10-21



Copyright CERN 2014.

This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.

File name	LDO_XO.SchDoc		
Revision	1.3	Organization	Tsinghua University
Project	WRS-FL-SCB	Date	2019-10-21



Copyright CERN 2014.

This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.

File name	LVPECL_FANOUT.SchDoc		
Revision	1.3	Organization	Tsinghua University
Project	WRS-FL-SCB	Date	2019-10-21

1


2

3


4

A

A



FFIX holes



GND test point



LOGO1




LOGO2



LOGO3

Logo



ESD_W1

o.c.




ESD_W2

o.c.

ESD warning drawing

B

B



Thermal PAD for the PCB




Scare Fiducial Target,

C

C

D

D



Copyright CERN 2014.

This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.


File name	NPTH_MARK_LOGO.SchDoc		
Revision	1.3	Organization	Tsinghua University
Project	WRS-FL-SCB	Date	2019-10-21

1

2

3


4



125MHz Clock to FPGA GTXs (LVPECL)
 According to Table 2-10 of UG366 for GigE:
 Line Rate [Gb/s] = 1.25
 PLL Frequency [GHz] = 2.5
 REFCLK[MHz] = 125
 N1 = 5
 N2 = 4
 D = 4
 M = 1

Copyright CERN 2014.
 This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v. 1.2. (<http://ohw.org/CERN/OHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v. 1.2 for applicable conditions.


File name	PLL.SchDoc		
Revision	1.3	Organization	Tsinghua University
Project	WRS-FL-SCB	Date	2019-10-21



Copyright CERN 2014.

This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.


File name	PPS.SchDoc		
Revision	1.3	Organization	Tsinghua University
Project	WRS-FL-SCB	Date	2019-10-21



Copyright CERN 2014.

This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.



File name	SENSOR.SchDoc		
Revision	1.3	Organization	Tsinghua University
Project	WRS-FL-SCB	Date	2019-10-21





Copyright CERN 2014.

This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.

File name	TOD.SchDoc		
Revision	*	Organization	*
Project	White Rabbit	Date	2019-10-21



CP2102N work in BUS-power mode.



Copyright CERN 2014.

This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.

File name	UART_TO_USB.SchDoc		
Revision	1.3	Organization	Tsinghua University
Project	WRS-FL-SCB	Date	2019-10-21

1

2

3

4

A

A

B


B

C

C

D

D



Copyright CERN 2014.

This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.


File name	WDT_ARM.SchDoc		
Revision	1.3	Organization	Tsinghua University
Project	White Rabbit	Date	2019-10-21

1

2

3

4



Copyright CERN 2014.

This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.

File name	WDT_FPGA.SchDoc		
Revision	1.3	Organization	Tsinghua University
Project	WRS-FL-SCB	Date	2019-10-21